this post was submitted on 07 Oct 2023
121 points (95.5% liked)

US News

2045 readers
129 users here now

News from within the empire - From a leftist perspective

founded 5 years ago
MODERATORS
you are viewing a single comment's thread
view the rest of the comments
[–] Shinhoshi@lemmygrad.ml 8 points 1 year ago (5 children)

It doesn’t have NSA backdoors in the design

RISC-V is an architecture like ARM. What are you going to do, put a backdoor in the add instruction?

[–] nephs@lemmygrad.ml 8 points 1 year ago* (last edited 1 year ago) (3 children)

Exactly. An add instruction, or any instruction needs to be carried out in steps within the hardware. Sometimes there's systematic bugs in these implementations that can be exploited.

Plus, it's an open architecture where those bugs can be exposed and fixed. Where in Intel/arm based architectures, they can be rolled out to the world and be used by those in the know.

Eg: https://www.techrepublic.com/article/is-the-intel-management-engine-a-backdoor/

[–] ShiningWing@lemmygrad.ml 11 points 1 year ago (2 children)

RISC-V being open doesn't mean all implementations using it have to be, though

There's nothing stopping a manufacturer from putting their own Intel Management Engine equivalent in a RISC-V CPU

[–] idahocom@lemmygrad.ml 3 points 1 year ago

The simplest risc-v implementations don't need microcode at all.

load more comments (1 replies)
load more comments (1 replies)
load more comments (2 replies)