this post was submitted on 07 Aug 2023
493 points (99.0% liked)
Steam Deck
6012 readers
4 users here now
Universal community link
!steamdeck@lemmy.ml
Rules
- (All of lemmy.ml rules applies)
- Post must be related to the Steam Deck
- No politics
- No drama, we're here to enjoy the Steam Deck
- Don't spam emojis in the comments, be constructive
Order
Models
64GB eMMC LCD
- 64GB eMMC SSD
- 1280 x 800 optically bonded LCD
- 7" Diagonal display size
- up to 60Hz refresh rate
- 7 nm APU
- Wi-Fi 5
- 40Whr battery; 2-8 hours of gameplay (content-dependent)
- 45W Power supply with 1.5m cable
- Carrying case
256GB NVMe LCD
- 256GB NVMe SSD
- 1280 x 800 optically bonded LCD
- 7" Diagonal display size
- up to 60Hz refresh rate
- 7 nm APU
- Wi-Fi 5
- 40Whr battery; 2-8 hours of gameplay (content-dependent)
- 45W Power supply with 1.5m cable
- Carrying case
- Steam profile bundle
512GB NVMe LCD
- 512GB NVMe SSD
- 1280 x 800 optically bonded LCD
- 7" Diagonal display size
- up to 60Hz refresh rate
- 7 nm APU
- Wi-Fi 5
- 40Whr battery; 2-8 hours of gameplay (content-dependent)
- 45W Power supply with 1.5m cable
- Carrying case
- Steam profile bundle
512GB NVMe OLED
- 512GB NVMe SSD
- 1280 x 800 HDR OLED display
- 7.4" Diagonal display size
- up to 90Hz refresh rate
- 6 nm APU
- Wi-Fi 6E
- 50Whr battery; 3-12 hours of gameplay (content-dependent)
- 45W Power supply with 2.5m cable
- Carrying case
- Steam profile bundle
1TB NVMe OLED
- 1TB NVMe SSD
- 1280 x 800 HDR OLED display
- 7.4" Diagonal display size
- up to 90Hz refresh rate
- 6 nm APU
- Wi-Fi 6E
- 50Whr battery; 3-12 hours of gameplay (content-dependent)
- 45W Power supply with 2.5m cable
- Carrying case
- Steam profile bundle
- Exclusive startup movie
- Exclusive virtual keyboard theme
Allowed languages
- Undetermined
- English
founded 3 years ago
MODERATORS
you are viewing a single comment's thread
view the rest of the comments
view the rest of the comments
You are both rather uninformed. RAM can enable games to use more c library headers and avoid stack smashing by way of the UPC bussing through the central wafer. The reason why valve doesn't use this bus path like they CAN is because the propagation delay is not even close to being a bottleneck on the lesser capacity chip but when you have 32gb chip, for example, the sequential NAND configuration doesn't do any better at allocating memory because the pointers aren't using malloc() in the transport layer anymore.
wtf did I just read?
You okay there, buddy? Not smelling any burnt toast, right?